In the claims:

For the Examiner's convenience, all pending claims are presented below with changes shown. Please cancel claims 2,4,6,26,39,43 and 46 without prejudice.

- 1 1. (Currently Amended) A computer system comprising:
- a central processing unit (CPU); and
- a cache memory, coupled to the CPU, having a plurality of compressible cache
- 4 lines to store additional data; and
- a cache controller to perform lookup operations of the cache memory, the cache
- 6 controller having an array of tag entries corresponding to each of the plurality of cache
- 7 lines, each tag entry including:
- 8 <u>address tag bits corresponding to a cache line address;</u>
- one or more compression encoding bits indicating whether a
- 10 corresponding cache line is compressed; and
- one or more companion encoding bits indicating which companion lines

 are stored in a common cache set, wherein if the compression bit indicates the

 cache line is compressed the companion bit is treated as a part of an offset and if

 the compression bit indicates the cache line is not compressed the companion bit
- is considered a component of the address tag bits.
- 1 2. (Cancelled)
- 1 3. (Original) The computer system of claim 1 wherein the cache controller is
- 2 included within the CPU.

- 1 4. (Cancelled)
- 1 5. (Currently Amended) The computer system of claim <u>1</u> 4 wherein a single the
- 2 cache line stores two or more cache lines if the corresponding compression bit indicates
- 3 that the line is compressed.
- 1 6. (Cancelled)
- 1 7. (Original) The computer system of claim 5 wherein the companion lines are
- 2 adjacent memory lines.
- 1 8. (Currently Amended) The computer system of claim 1 4 wherein the companion
- 2 encoding bits used as a compression format bit to select between different compression
- 3 algorithms.
- 9. (Currently Amended) The computer system of claim 1 4 wherein the companion
- 2 encoding bits used to encode the ordering of companion lines in the compressed line.
- 1 10. (Currently Amended) The computer system of claim 1 6 wherein the cache
- 2 controller further comprises set and way selection logic to select a cache line.
- 1 11. (Currently Amended) The computer system of claim 10 wherein the set and way
- 2 selection logic comprises tag comparison logic to compare a the cache line address to the
- 3 address tag bits tags in the arrays of tags.

- 1 12. (Original) The computer system of claim 11 wherein the tag comparison logic
- 2 ignores the one or more companion encoding bits within the address if the one or more
- 3 compression encoding bits indicate that the cache line is compressed.
- 1 13. (Currently Amended) The computer system of claim 11 wherein the tag
- 2 comparison logic compares the one or more companion bits within the address with the
- one or more companion encoding bits within the tag if the compression encoding bits
- 4 indicate that the cache line is not compressed.
- 1 14. (Original) The computer system of claim 10 wherein the cache controller
- 2 further comprises compression logic to compress a cache line.
- 1 15. (Original) The computer system of claim 14 wherein the compression logic
- 2 compresses cache lines via a dictionary based compression algorithm.
- 1 16. (Original) The computer system of claim 14 wherein the compression logic
- 2 compresses cache lines via a sign-bit compression algorithm.
- 1 17. (Original) The computer system of claim 14 wherein the compression logic
- determines when a cache line is to be compressed.
- 1 18. (Original) The computer system of claim 17 wherein the compression logic
- 2 compresses a cache line based upon opportunistic compression.

- 1 19. (Original) The computer system of claim 17 wherein the compression logic
- 2 compresses a cache line based upon prefetch compression.
- 1 20. (Original) The computer system of claim 17 wherein the compression logic
- 2 compresses a cache line based upon victim compression.
- 1 21. (Original) The computer system of claim 14 wherein the cache controller
- 2 further comprises byte selection logic to select addressed datum within a cache line.
- 1 22. (Original) The computer system of claim 21 wherein the byte selection logic
- 2 comprises:
- a decompressor to decompress a selected cache line;
- an input multiplexer to select between a decompressed cache line and an un-
- 5 decompressed cache line; and
- an output multiplexer to select between companion lines in the uncompressed
- 7 cache line.
- 1 23. (Currently Amended) A cache controller comprising:
- 2 compression logic to compress lines within a cache memory device; and
- 3 set and way logic to select cache lines;
- an array of tag entries corresponding to each of a plurality of cache lines, each tag
- 5 entry including:
- address tag bits corresponding to a cache line address;

7	one or more compression encoding bits indicating whether a
8	corresponding cache line is compressed; and
9	one or more companion encoding bits indicating which companion lines
10	are stored in a common cache set, wherein if the compression bit indicates the
11	cache line is compressed the companion bit is treated as a part of an offset and if
12	the compression bit indicates the cache line is not compressed the companion bit is
13	considered a component of the address tag bits.
1	24. (Currently Amended) The cache controller of claim 23 further comprising set and
2	way logic to select from a plurality of cache lines an array of tags corresponding to each
3	of the cache lines, each tag having one or more compression encoding bits indicating
4	whether a corresponding cache line is compressed.
1	25. (Currently Amended) The cache controller of claim 23 24 wherein a single cache
2	line stores two or more cache lines if the corresponding compression bit indicates that the
3	line is compressed.
1	26. (Cancelled)
1	27. (Currently Amended) The cache controller of claim 24 26 wherein the set and
2	way selection logic comprises tag comparison logic to compare a the cache line address
3	to the address tag bits tags in the arrays of tags.

- 1 28. (Original) The cache controller of claim 27 wherein the tag comparison logic
- 2 ignores the one ore more companion encoding bits within the address if the one or more
- 3 compression encoding bits indicate that the cache line is compressed.
- 1 29. (Currently Amended) The cache controller of claim 28 wherein the tag
- 2 comparison logic compares the one ore more companion bits within the address with the
- 3 one ore more companion encoding bits within the tag if the compression encoding bits
- 4 indicates that the cache line is not compressed.
- 1 30. (Original) The cache controller of claim 23 wherein the compression logic
- 2 compresses cache lines via a dictionary based compression algorithm.
- 1 31. (Original) The cache controller of claim 23 wherein the compression logic
- 2 compresses cache lines via a sign-bit compression algorithm.
- 1 32. (Original) The cache controller of claim 23 wherein the compression logic
- 2 determines when a cache line is to be compressed.
- 1 33. (Original) The cache controller of claim 23 wherein the cache controller
- 2 further comprises byte selection logic to select addressed datum within a cache line.
- 1 34. (Original) The cache controller of claim 33 wherein the byte selection logic
- 2 comprises:
- a decompressor to decompress a selected cache line;

- an input multiplexer to select between a decompressed cache line and an un-
- 5 decompressed cache line; and
- an output multiplexer to select between companion lines in the uncompressed
- 7 cache line.
- 1 35. (Currently Amended) A method comprising:
- determining if a first cache line within a cache memory device is to be
- 3 compressed; and
- 4 compressing the first cache line.
- analyzing a tag associated with a first cache line in a tag array to determine if the
- 6 first cache line is compressed;
- analyzing one or more companion encoding bits if the first cache line is not
- 8 compressed; and
- 9 disregarding the one or more companion encoding bits if the first cache line is
- 10 <u>compressed.</u>
- 1 36. (Currently Amended) The method of claim 35 wherein compressing the first
- 2 cache line comprises storing data from a second cache line within the first cache line.
- 1 37. (Currently Amended) The method of claim 35 further comprising determining if a
- 2 first cache line within a cache memory device is to be compressed analyzing a tag
- 3 associated with the first cache line in a tag array to determine if the first cache line is
- 4 compressed.

- 1 38. (Currently Amended) The method of claim 37 further comprising compressing
- 2 the first cache line analyzing one or more companion encoding bits if the first cache line
- 3 is not compressed.
- 1 39. (Cancelled)
- 1 40. (Currently Amended) The method of claim <u>35</u> 37 further comprising using the
- 2 one or more companion encoding bits as a compression format bit to select between
- different compression algorithms if the first cache line is compressed.
- 4 41. (Currently Amended) The method of claim 24 26 further comprising using the
- one or more companion encoding bits to encode the ordering of companion lines in the
- 6 first cache line if the first cache line is compressed.
- 1 42. (Currently Amended) A computer system comprising:
- 2 a central processing unit (CPU);
- a cache memory, coupled to the CPU, having a plurality of compressible cache
- 4 lines to store additional data;
- a cache controller to perform lookup operations of the cache memory, the cache
- 6 controller having an array of tag entries corresponding to each of the plurality of cache
- 7 lines, each tag entry including:
- 8 address tag bits corresponding to a cache line address;
- 9 one or more compression encoding bits indicating whether a
- 10 corresponding cache line is compressed; and

Docket No. 42P17036 Application No. 10/676,480

- one or more companion encoding bits indicating which companion lines
 are stored in a common cache set, wherein if the compression bit indicates the
 cache line is compressed the companion bit is treated as a part of an offset and if
 the compression bit indicates the cache line is not compressed the companion bit
 is considered a component of the address tag bits;
 a chipset coupled to the CPU; and
 a main memory.
- 1 43. (Cancelled)
- 1 44. (Original) The computer system of claim 42 1 wherein the cache controller is
- 2 included within the CPU.
- 1 45. (Original) The computer system of claim 42 4 wherein the cache controller is
- 2 included within the chipset.
- 1 46. (Cancelled)
- 1 47. (Currently Amended) The computer system of claim 42 46 wherein a single cache
- 2 line stores two or more cache lines if the corresponding compression bit indicates that the
- 3 line is compressed.